This configuration for proper connection of parallel amplifiers was found in National Semiconductor documentation from the 1990s.